

# Data acquisition system of the highly granular time-of-flight neutron detector of the BM@N experiment at the NICA accelerator complex

*D. Finogeev*, F. Guber, A. Izvetnyy, S. Musin, D. Serebryakov, N. Karpushkin  
INR RAS, Moscow

# Outline

- *HGND detector overview*
- *HGND readout topology*
- *100ps FPGA based TDC*
- *FEE development and tests*

## Others HGND reports:

### [311. Graph Neural Network-based neutron reconstruction in the HGND at the BM@N experiment](#)

Vladimir Bocharnikov (HSE University)

01.07.2025, 18:20

### [286. Development of the method of reconstruction of neutron energy spectrum with HGND in the BM@N experiment](#)


Arseniy Shabanov (INR RAS; MIPT)

03.07.2025, 16:40

### [217. Measurement of neutron yields in the Xe+CsI reaction by the Highly Granular time-of-flight Neutron Detector prototype in the BM@N experiment](#)

Aleksandr Zubankov (Institute for Nuclear Research of the Russian Academy of Sciences)


05.07.2025, 12:10



# The highly granular time-of-flight neutron detector: HGND

- The HGND is intended to measure *azimuthal neutron flow and neutron yields* in nucleus-nucleus interactions in heavy-ion collisions with energies up to 4A GeV in the fixed target experiment BM@N at JINR.
- To study the dependence of the equation of state of nuclear matter on the term characterizing the isospin (proton-neutron) asymmetry of nuclear matter
- No neutron flow data at the energy range of the BM@N so far.
- These data will be important to astrophysics: the relation of mass of neutron stars and its radius depends of EoS

- (2x) 8 layers:
  - 3cm Cu (absorber)
  - 2.5cm Scintillator
  - 0.5cm PCB
  - Transverse size: 44x44 cm<sup>2</sup>
  - 11x11 scintillator cell grid




# The highly granular time-of-flight neutron detector: HGND


- **EQR15 11-6060D-S MPPC**

- active area  $6 \times 6 \text{ mm}^2$
- quantum efficiency of 45% (420 nm)
- gain of approximately  $4 \times 10^5$

- polystyrene-based **scintillators** POPOP decay time  $3.9 \pm 0.7 \text{ ns}$ .
- Cell time resolution 150ps
- Nuclear interaction length:  $\sim 0.5 \text{ m}$ ,  $\sim 1.5 \lambda_{\text{in}}$
- Neutron detection efficiency:  $\sim 50\%$  @ 1 GeV
- Energy resolution: - 2% (0.3 GeV); 20% (4 GeV)
- MIP light output value of  $158 \pm 9 \text{ ph.e.}$
- Dynamic range: 1 – 8 MIP



# Planned location of the stand with 1 HGND module at the next session on BM@N



- ToF method with T0 as the “start” signal source
- 7m measurement distance
- Detector is split into 2 “blocks” for improved acceptance

# The HGND mechanical layout




HGND mechanical: design (left) and support assembled at INR (right)


The HGND support was installed at BM@N line for the upcoming beam tests

# FEE & readout architecture

- 16 layers with scintillation matrix 11X11
- 16 LED boards
- 32 FEE boards
- 8 Readout boards
- 3 FPGA per board
- 84 channels per FPGA
- 2000 channels in total




FEE board




PCIe

Readout board



# FEE & readout board: close-up




# Readout & trigger


- **100 ps** TDC is implemented in Kintex 7 FPGA, 84 channels per FPGA chip (2000 total)
- **White Rabbit** (WR) is used for event's time synchronization (8 links total):
  - TDCs use clock sourced from WR synchronous to whole BM@N
  - WR timestamps are assigned to measured events
- Ethernet UDP protocol (**IPbus** [1]) is used for data forwarding and board control
- Local network connect readout boards (8 ethernet links) with FLP
- The maximum HGND channel load is 3 kHz. The event size is 7x16 bits. The upper limit per link is not exceed **100 Mbit/s**. **The continuous readout** is implemented without busy signal.
- The trigger is processed on FLP site:
  - Trigger signal is connected to TDC channel and digitized with WR timestamp in FPGA
  - Message trigger accompanied by a timestamp is transmitted to FLP for event selection

[1] C. Ghabrous Larrea, K. Harder, D. Newbold, D. Sankey, A. Rose, A. Thea and T. Williams, *IPbus: a flexible Ethernet-based control system for xTCA hardware*, JINST 10 (2015) no.02, C02019.

# TDC Time Over Threshold (TOT)




Amplitudes vs TOT time with analytical forecast



TOT amplitude resolution is in range 14 - 22%

- The threshold is tunable around 20 mV
- Signals length range is 20 – 60 ns
- Signals less than 6.4 ns are rejected for noise reduction
- Dead time is tunable in range 30 – 200 ns for comparator jitter filtering
- Minimum TOT time and dead time available in FPGA TDC are 3.2 ns

# Tapped Delay-Line (TDL) FPGA based TDC




- Time resolution up to 3.5 ps
- High FPGA resource utilization
- Temperature and FPGA design calibration dependance

**FIGURE 1.** TDL and structure coding the time distance between START and STOP edges into a binary number.


[2] F. GARZETTI et al. "Time-to-Digital Converter IP-Core for FPGA at State of the Art" DOI 10.1109/ACCESS.2021.3088448

# The 100ps FPGA TDC principle of operation




The TDC is **based on the Kintex-7** input serial-to-parallel converter with oversampling capability and programmable delay. The design is **based on Xilinx recommendations**, and uses **only documented features** of the FPGA within its specifications.

[3] D. Finogeev, F. Guber, A. Izvestnyy, N. Karpushkin, A. Makhnev et al., *Development of 100 ps TDC based on Kintex 7 FPGA for the High Granular Neutron Time-of-Flight detector for the BM@N experiment*, DOI: 10.1016/j.nima.2023.168952




# The FPGA TDC time scan results




Four TDC lines and the resulting time dependence on the pulse time shift are shown.


- TDC bins width std dev: 18 ps
- Deserialization metastability zone (mean) is 65 ps (on the level 1 events)



The TDC time dependence on pulse time shift.



Two bins profile





TDC bins width.  
(measured with "Code Density Test")

# The TDC single-shot precision

- During the test, pulses with a length in the range of 50.0 .. 50.2 ns were measured with a step of 5 ps.
- For each pulse length the peak width is measured (standard deviation,  $\sigma$ ).
- The maximum and minimum of measured peaks width and the equivalent TDC LSB precision are shown. Was used the data generator DG2040 (Cycle-to-Cycle Jitter 5ps).

## TDC single-shot precision (ch 0) dependence on the pulse length.

Pulse len = 50ns + step\*5ps. The precision depends on the pulse length because of TDC bin width multiplicity.



## The equivalent LSB precision:

$$LSB_{EQ} = \sqrt{\frac{N}{T_0 \sum_{i=0}^{N-1} BinWidth[i]} \cdot \sum_{i=0}^{N-1} BinWidth^3[i]}$$

$$\sigma_{LSB_{EQ}} = \frac{LSB_{EQ}}{\sqrt{12}}; \begin{cases} BinWidth[\forall i] = 100ps \\ \sigma_{LSB_{EQ}} = 29ps \end{cases}; T_0 = 3,2ns$$

[4] R Szymanowski et al., "Quantization error in precision time counters," DOI:10.1088/0957-0233/26/7/075002

[5] Stephan Henzler, Theory of TDC Operation, [https://doi.org/10.1007/978-90-481-8628-0\\_3](https://doi.org/10.1007/978-90-481-8628-0_3)

# The developed FPGA based TDC features

- Kintex 7 FPGA xc7k160: **84 TDC channels / FPGA**
- TDC resolution: **100 ps**
- TDC single-shot precision: **36 ps**
- Excellent TDC linearity
- Low FPGA resource utilization
- Stability of the design is verified using the software suite produced by the FPGA manufacturer



## Update:

- Possibly could be improved to 50 ps resolution by decreasing number of channels by two. *R&D needed.*
- Major limitation: IDELAY tap width 39ps.
- Calibration procedure.
- The TDC single shot precision estimation  $\sim 22\text{ps}$




# HGND readout v2 prototype (39 channels)

based on the Kintex 7 evaluation board (KC705)



- Addon for Kintex 7 evaluation board
- 33 PCIe + 6 SMA TDC channels
- Ethernet readout
- White Rabbit synchronization
- FPGA loopback for TDC calibration
- Readout board functionality:
  - PCIe connector for scintillation matrix, Temperature sensor, SiPM offset voltage control DAC threshold

# Readout board development




## Completed Routing Design:


- ✓ Power control circuits
- ✓ FPGA peripheral connection
- ✓ SiPM bias voltage generator
- ✓ Clocks generator
- ✓ MCU peripheral connection

## Pending routing tasks:

- FPGA TDC connections
- TDC loopback MUX connections



TDC prototype boards timing precision



The full functional HGND prototype was assembled.

- Based on readout board proto #1
- $\frac{1}{4}$  of matrix SiPM & LED channels
- Ethernet readout
- White Rabbit synchronization
- PCIe connector for scintillation matrix
- Temperature sensor
- SiPM threshold DAC control
- Match HGND geometry

# Server development status and preparation for integration into BM@N

### Boards

ID	URI
udp_board_0	chtcp-2.0://localhost:10203?target=172.20.75.35:50001
udp_board_2	chtcp-2.0://localhost:10203?target=172.20.75.181:50001

### Global DAQ

Enable Disable

### Run

Stopped

ROOT

2b\_sync

two boards, sync pulser, 3 ch

Start Stop

### Run info

Run folder: ..\VolumeFiles\25\_04\_29\_10\_42\_37\_2b\_sync

Source	Evt rate	Bitrate	Events collected	Data collected	Trigger rate	Events in buffer	Words in buffer
events	1.2 K/s	36 KIB/s	320 K	9.8 MIB	0/s	0	0
udp_board_0	388 /s	12 KIB/s	107 K	3.3 MIB	0/s	0	0
udp_board_2	775 /s	24 KIB/s	213 K	6.5 MIB	0/s	0	0

### Control

Board ID	TDC Reset	PL3 Reset	PL3 step
> ALL	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Board ID	Threshold	plc rate	plc phase soon	plc clk asyno	8W0	8W1	8W2	8W3	8W4	LB0	LB1	plc wr timepulse ena	WR VCX0 man ctrl
> ALL	<input type="checkbox"/>												
udp_board_0	<input type="checkbox"/>												
udp_board_2	<input type="checkbox"/>												

### FPGA status


Board ID	Active time	WR timestamp	WR cycles	Firmware compilation date	FPGA VCCINT	FPGA VOCAUX	FPGA Temperature
udp_board_0	0 days 21 hrs 39 min 29 sec 0s ago	0 days 0 hrs 0 min 55 sec 0s ago	0.230 s 0s ago	23.03.2025 22:16:33 0s ago	1.0 0s ago	1.8 0s ago	40.9 0s ago
udp_board_2	0 days 22 hrs 28 min 30 sec 0s ago	0 days 0 hrs 0 min 55 sec 0s ago	0.230 s 0s ago	23.03.2025 22:16:33 0s ago	1.0 0s ago	1.8 0s ago	40.0 0s ago

### General status

Board ID	TDC clk ready	WR link up	WR time valid
udp_board_0	00001111 0s ago	1 0s ago	1 0s ago
udp_board_2	00001111 0s ago	1 0s ago	1 0s ago


### Additional status

Board ID	VCX026	VCX020	plc phase val
udp_board_0	0x9625 0s ago	0x76CF 0s ago	0x0 0s ago
udp_board_2	0x99C4 0s ago	0x8BAB 0s ago	0x0 0s ago




- Web interface: status & configuration
- Global DAQ + DCS
- Standalone data acquisition
- BM@N integration to be tested
- Crucial facilities was tested
- Working on minor tasks


# The HGND integration tests







- The HGND readout prototype was connected to BM@N DAQ.
- Synchronous pulse was propagated to HGND and TQDC board.
- BM@N DAQ event builder and run control software used.
  - ✓ Continuous readout
  - ✓ Time synchronization ( $\sigma = 39$  ps)
  - Triggered readout
  - Experiment DAQ control




# The HGND prototype tests with cosmic muons



two cells telescope



The time correlated events: bottom cell – matrix




Cosmic runs was collected in two configuration:

- Normal position (like placement on the BM@N)
- Horizontal position with 2 cells telescope



- ✓ Results shows the same time resolution between telescope connected via SMA and matrix connected via PCIe: 182 and 190 ps per channel.
- Testing all functionality: readout, LED calibration, temperature sensor, geometry, light-isolating
- FEE Mass-production

# The FPGA TDC test results

The time resolution measurements with the FPGA TDC prototype board were performed with the 280 MeV electron beam on the “Pakhra” synchrotron in LPI (Moscow, Russia).



HGND scintillator cells telescope is connected to 2-channels TDC prototype based on KC705 evaluation board



The time difference distributions of two cells of the telescope measured with the CAEN digitizer (left) and the FPGA TDC prototype board (right). Time resolution is **146 ps** per single HGND channel.


# Conclusions

- The new High Granular neutron Detector is under construction
  - New EQR MPPC
  - 2000 channels without cables
  - FPGA based TDC SSP 36 ps
- Mechanical part was assembled
- Working on routing readout board
- Integration tests into BM@N DAQ are ongoing

Thank you for your attention!

BACKUP




Type	EQR15 11-1010D-S	EQR15 11-3030D-S	EQR15 11-6060D-S	EQR15 22-1313D-S
Effective Pitch	15 $\mu\text{m}$			
Element Number	1 $\times$ 1			2 $\times$ 2
Active Area	1.0 $\times$ 1.0 mm <sup>2</sup>	3.0 $\times$ 3.0 mm <sup>2</sup>	6.24 $\times$ 6.24 mm <sup>2</sup>	1.3 $\times$ 1.3 mm <sup>2</sup>
Micro-cell Number	4444 /mm <sup>2</sup>			
Typical Breakdown Voltage ( $V_B$ )	30 V			
Temperature Coefficient for $V_B$	28 mV/ $^{\circ}\text{C}$			
Recommended Operation Voltage	$V_B + 8$ V			
Peak PDE @ 420nm	45 %			
Gain	$4.0 \times 10^5$			
Dark Count Rate (DCR)	250 kHz / mm <sup>2</sup>			
Terminal Capacitance	5.6 pF / mm <sup>2</sup>			



Parameters are measured at their recommended operation voltage and 20  $^{\circ}\text{C}$ , and they can operate at 77 K.

- conversion factor of 1.8 mV/phe
- MIP light output value of  $158 \pm 9$  phe
- preamplifier LMH6629MF op-amp (with a gain of 20 dB and a bandwidth of 600 MHz at a 3 dB level, and noise of  $< 2.2$  nV/ $\sqrt{\text{Hz}}$ ).

In such SiPMs, the quenching resistance is integrated within the epitaxial layer, increasing the density of cells. Reduced junction capacitance combined with a relatively low quenching resistance, leads to a fast recovery time. Additionally, the high geometric fill factor of these SiPMs allows for a wide dynamic range with high photon detection efficiency (PDE).







# Status of the HW development

Readout board routing status May 25

Readout board routing status June 25




## Completed Routing Design:

- ✓ Power control circuits
- ✓ FPGA peripheral connection
- ✓ SiPM bias voltage generator
- Clocks generator
- MCU peripheral connection


## Pending routing tasks:

- FPGA TDC connections
- TDC loopback MUX connections


# WR cross board synchronization test



Two channels on proto #1



proto #1 – proto #2



- Two prototype readout boards are synchronized using a White Rabbit switch.
  - Proto #1 receives pulses from two channels.
  - Proto #2 receives pulses from a single channel.
- The intrinsic jitter of the **DG2040** generator is **5 ps**.
- The TDC channel's time resolution is **30 ps**.
- The time difference distributions (both cross-board and single-board) is **42 ps** and match the TDC's resolution.

# FPGA TDC and calibration pulser clocks layout

