



Data acquisition system of the highly granular timeof-flight neutron detector of the BM@N experiment at the NICA accelerator complex

D. Finogeev, F. Guber, A. Izvetnyy, S. Musin, D. Serebryakov, N. Karpushkin INR RAS, Moscow

Outline

- HGND detector overview
- HGND readout topology
- 100ps FPGA based TDC
- FEE development and tests

Others HGND reports:

<u>311. Graph Neural Network-based neutron reconstruction in the HGND at the</u> <u>BM@N experiment</u> Vladimir Bocharnikov (HSE University)

01.07.2025, 18:20

286. Development of the method of reconstruction of neutron energy spectrum with HGND in the BM@N experiment Arseniy Shabanov (INR RAS; MIPT) 03.07.2025, 16:40

217. Measurement of neutron yields in the Xe+CsI reaction by the Highly Granular time-of-flight Neutron Detector prototype in the BM@N experiment Aleksandr Zubankov (Institute for Nuclear Research of the Russian Academy of Sciences) 05.07.2025, 12:10



The highly granular time-of-flight neutron detector: HGND

- The HGND is intended to measure *azimuthal neutron flow and neutron yields* in nucleus-nucleus interactions in heavyion collisions with energies up to 4A GeV in the fixed target experiment BM@N at JINR.
- To study the dependence of the equation of state of nuclear matter on the term characterizing the isospin (protonneutron) asymmetry of nuclear matter
- No neutron flow data at the energy range of the BM@N so far.
- These data will be important to astrophysics: the relation of mass of neutron stars and its radius depends of EoS
 - (2x) 8 layers:
 - 3cm Cu (absorber)
 - 2.5cm Scintillator
 - 0.5cm PCB
 - Transverse size: 44x44 cm2
 - 11x11 scintillator cell grid



The highly granular time-of-flight neutron detector: HGND

• EQR15 11-6060D-S MPPC

- active aria 6x6 mm²
- quantum efficiency of 45% (420 nm)
- gain of approximately 4×10^5
- polystyrene-based **scintillators** POPOP decay time 3.9±0.7 ns.
- Cell time resolution 150ps
- Nuclear interaction length: ~0.5m, ~1.5 λ in
- Neutron detection efficiency: ~50% @ 1 GeV
- Energy resolution: 2% (0.3 GeV); 20% (4 GeV)
- MIP light output value of 158±9 ph.e.
- Dynamic range: 1 8 MIP



Planned location of the stand with 1 HGND module at the next session on BM@N



- ToF method with T0 as the "start" signal source
- 7m measurement distance
- Detector is split into 2 "blocks" for improved acceptance

The HGND mechanical layout



HGND mechanical: design (left) and support assembled at INR (right)



The HGND support was installed at BM@N line for the upcoming beam tests

FEE & readout architecture

- 16 layers with scintillation matrix 11X11
- 16 LED boards
- 32 FEE boards
- 8 Readout boards
- 3 FPGA per board
- 84 channels per FPGA
- 2000 channels in total







Readout & trigger

- *100 ps* TDC is implemented in Kintex 7 FPGA, 84 channels per FPGA chip (2000 total)
- *White Rabbit* (WR) is used for event's time synchronization (8 links total):
 - $\circ~$ TDCs use clock sourced from WR synchronous to whole BM@N
 - WR timestamps are assigned to measured events
- Ethernet UDP protocol (*IPbus* [1]) is used for data forwarding and board control
- Local network connect readout boards (8 ethernet links) with FLP
- The maximum HGND channel load is 3 kHz. The event size is 7x16 bits. The upper limit per link is not exceed *100 Mbit/s*. *The continuous readout* is implemented without busy signal.
- The trigger is processed on FLP site:
 - Trigger signal is connected to TDC channel and digitized with WR timestamp in FPGA
 - Message trigger accompanied by a timestamp is transmitted to FLP for event selection

TDC Time Over Threshold (TOT)



Amplitudes vs TOT time with analytical forecast

- The threshold is tunable around 20 mV
- Signals length range is 20 60 ns
- Signals less than 6.4 ns are rejected for noise reduction
- Dead time is tunable in range 30 200 ns for comparator jitter filtering
- Minimum TOT time and dead time available in FPGA TDC are 3.2 ns



TOT amplitude resolution is in range 14 - 22%

Tapped Delay–Line (TDL) FPGA based TDC





[2] F. GARZETTI et al. "Time-to-Digital Converter IP-Core for FPGA at State of the Art" DOI 10.1109/ACCESS.2021.3088448

- Time resolution up to 3.5 ps
- High FPGA resource utilization
- Temperature and FPGA design calibration dependance



312.5 MHz

The TDC is **based on the Kintex-7** input serial-to-parallel converter with oversampling capability and programmable delay. The design is **based on Xilinx recommendations**, and uses **only documented features** of the FPGA within its specifications.

[3] D. Finogeev, F. Guber, A. Izvestnyy, N. Karpushkin, A. Makhnev et al., *Development of 100 ps TDC based on Kintex 7 FPGA for the High Granular Neutron Time-of-Flight detector for the BM@N experiment*, DOI: 10.1016/j.nima.2023.168952



The FPGA TDC time scan results



The TDC single-shot precision

- During the test, pulses with a length in the range of 50.0 .. 50.2 ns were measured with a step of 5 ps.
- For each pulse length the peak width is measured (standard deviation, σ).
- The maximum and minimum of measured peaks width and the equivalent TDC LSB precision are shown. Was used the data generator DG2040 (Cycle-to-Cycle Jitter 5ps).

<u>TDC single-shot precision (ch 0) dependence on the pulse length.</u> Pulse len = 50ns + step*5ps. The precision depends on the pulse length because of TDC bin width multiplicity.





[4] R Szymanowski et al., "Quantization error in precision time counters," DOI:10.1088/0957-0233/26/7/075002
[5] Stephan Henzler, Theory of TDC Operation, https://doi.org/10.1007/978-90-481-8628-0 3

The developed FPGA based TDC features

- Kintex 7 FPGA xc7k160: <u>84 TDC channels / FPGA</u>
- TDC resolution: <u>100 ps</u>
- TDC single-shot precision: <u>36 ps</u>
- Excellent TDC linearity
- Low FPGA resource utilization
- Stability of the design is verified using the software suite produced by the FPGA manufacturer

Update:

- Possibly could be improved to 50 ps resolution by decreasing number of channels by two. *R&D needed*.
- Major limitation: IDELAY tap width 39ps.
- Calibration procedure.
- The TDC single shot precision estimation ~22ps



HGND readout v2 prototype (39 channels) based on the Kintex 7 evaluation board (KC705)



Readout board development

Completed Routing Design:

- ✓ Power control circuits
- ✓ FPGA peripheral connection
- ✓ SiPM bias voltage generator
- ✓ Clocks generator
- ✓ MCU peripheral connection

Pending routing tasks:

□ FPGA TDC connections

TDC loopback MUX connections







The full functional HGND prototype was assembled.

- Based on readout board proto #1
- ¹/₄ of matrix SiPM & LED channels
- Ethernet readout
- White Rabbit synchronization
- PCIe connector for scintillation matrix
- Temperature sensor
- SiPM threshold DAC control
- Match HGND geometry

Server development status and preparation for integration into BM@N

| D | URI | | | | | | | | | | | | |
|---|--|--------------------|-------------------------------------|--|--|--|---|-----------------------------------|--|------------------------|--------------------------|--|---|
| udp_board_0 | chtcp-2.0://localhost:10203?target=172.20.75.35:50001 | | | | | | | | | | | | |
| udp_board_2 | chtcp-2.0://localho | t:10203?target=172 | 20.75.181:5000 | и | | | | | | | | | |
| un | | Stoppe | 1 | Run info | | | | | | | | | |
| RDOT | | ~ | | Run folder /volume/files/2 | 25_04_29_10 | 42_37_2b_sy | nc | | | | | | |
| wo boards, sync pulse | ar, 3 ch | | | 8ouroe | Evt rate | Bitrate | Events coll | lected | Data collected | Trigge | r rate E | vents in buffer | Words in buff |
| | | | 4 | events | 1.2 K/s | 36 KiB/s | 320 K | | 9.8 MIB | 0 <i>1</i> s | 0 | | 0 |
| | | | | | | | | | | | | | |
| | 🕢 Start 💿 Stop | | | udp_board_0 | 388 /s | 12 KiB/s | 107 K | | 3.3 MIB | 0 /s | 0 | | 0 |
| | ⊕ Slart ⊕ Slop | | | udp_board_0 udp_board_2 | 388 /s 775 /s | 12 KIB/s 24 KIB/s | 107 К 213 К | | 3.3 MB 6.5 MB | 0./s 0./s | 0 | | 0 |
| ontrol Board ID | (i) Stort (ii) Stop | TDC Rect | rt | udp_board_0 udp_board_2 | 388 /s 775 /s | 12 KIB/s 24 KIB/s PL 8 Rec | 107 K 213 K | | 3.3 MB 6.5 MB | 0/s 0/s | 0 0 | | 0 |
| ontrol Boerd ID > ALL | Start Stop Stop | TDC Reso | rt | udp_board_0 udp_board_2 | 388 /s 775 /s | 12 KIB/s 24 KIB/s PL8 Rec | 107 К 213 К | ٥ | 33 MB | 0/s 0/s | 0 0 | 0 | 0 |
| antrol Board ID > ALL Board ID | Start Stop | TDC Resid | pic phase coan | udp_board_0 udp_board_2 6 pls olk scyno | 388 /s 775 /s 8W0 | 12 KIB/s 24 KIB/s PL 8 Rec BW1 | 107 K 213 K et | © 81W3 | 3.3 MB 6.5 MB 8W4 | 0/s 0/s F | 0 0 L8 step | jic wr timepulce ena | 0 0 WR VCX0 man ofri |
| antrol Board ID Board ID Board ID V ALL | Start Start Threshold Gal d | TDC Rest | rt pic phase coan | udp_board_0 udp_board_2 ¢ pic olk scymo | 388 /s 775 /s 8W0 | 12 KIB/s 24 KIB/s PL 8 Rec BW1 | 107 K 213 K et BW2 | © 8W3 | 8004 10 | 0/s 0/s F LB0 | 0 0 L8 step LB1 | C pis wr timepulse ena 1 0 | 0 0 WR VCXO man otri 1 0 |
| antrol Board ID > ALL Board ID ~ ALL udp_board_0 | Start 3 Stop Start 3 Stop Threshold Out 3 | DIE rate | pic phase coan 0 c ago 1 0 | udp_board_0 udp_board_2 C pis oik asymo 0 os ago 1 0 | 388 % 775 % 3W0 1 0 0 6 ago 1 0 | 12 KB/s 24 KB/s PL 8 Rec 8W1 1 0 0 6 ago 1 0 | 107 K 213 K et 8W2 1 0 05 ago 1 0 | C 8W3 1 0 0 5 500 1 0 | 8.5 MB 6.5 MB 8.9 4 1 0 0 c sgo 1 0 | 0/s 0/s F LE0 | 0 0 L8 ctep | Dis wr timepuise ens 1 0 06 sgo 1 0 | 0 0 WR VCX0 man dti 1 0 0 5 apo 1 0 |

| Board ID | Active time | WR timestamp | WR oyoles | Firmware compilation date | FPGA VCCINT | FPGA VCCAUX | FPGA Temperature |
|-------------|-----------------------------|----------------------------|-----------|---------------------------|-------------|-------------|------------------|
| udp_board_0 | 0 days 21 hrs 39 min 29 sec | 0 days 0 hrs 0 min 55 sec. | 0.230 s | 23.03.2025 22:16:33 | 1.0 | 1.8 | 40.9 |
| | 0s ago | 0s ago | 0s ago | 0s ago | 0s ago | 0s ago | 0s ago |
| udp_board_2 | 0 days 22 hrs 28 min 30 sec | 0 days 0 hrs 0 min 55 sec | 0.230 s | 23.03.2025.22:16:33 | 1.0 | 1.8 | 40.0 |
| | 0s ago | 0s ago | Os ago | 0c.ago | 0s ago | 06 ago | 06 ago |



- Web interface: status & configuration
- Global DAQ + DCS
- Standalone data acquisition
- BM@N integration to be tested
- Crucial facilities was tested
- Working on minor tasks

The HGND integration tests





- The HGND readout prototype was connected to BM@N DAQ.
- Synchronous pulse was propagated to HGND and TQDC board.
- BM@N DAQ event builder and run control software used.
 - ✓ Continuous readout
 - ✓ Time synchronization (σ = 39 ps)
 - □ Triggered readout
 - Experiment DAQ control



The HGND prototype tests with cosmic muons



The time correlated events: bottom cell - matrix



Cosmic runs was collected in two configuration:

- Normal position (like placement on the BM@N) ٠
- Horizontal position with 2 cells telescope ٠
- Results shows the same time resolution between telescope connected via SMA and \checkmark matrix connected via PCIe: 182 and 190 ps per channel.
- Testing all functionality: readout, LED calibration, temperature sensor, geometry, \geq light-isolating
- **FEE Mass-production** \geq

The FPGA TDC test results

The time resolution measurements with the FPGA TDC prototype board were performed with the 280 MeV electron beam on the "Pakhra" synchrotron in LPI (Moscow, Russia).



HGND scintillator cells telescope is connected to 2-channels TDC prototype based on KC705 evaluation board



The time difference distributions of two cells of the telescope measured with the CAEN digitizer (left) and the FPGA TDC prototype board (right). Time resolution is **146 ps** per single HGND channel.

Conclusions

- The new High Granular neutron Detector is under construction
 - New EQR MPPC
 - 2000 channels without cables
 - FPGA based TDC SSP 36 ps

- Mechanical part was assembled
- Working on routing readout board
- Integration tests into BM@N DAQ are ongoing

Thank you for your attention!

BACKUP



parameters are measured at their recommended operation voltage and 20 °C, and they can operate at 77 K.

- conversion factor of 1.8 mV/phe
- MIP light output value of 158±9 phe
- preamplifier LMH6629MF op-amp (with a gain of 20 dB and a bandwidth of 600 MHz at a 3 dB level, and noise of <2.2 nV/vHz).

In such SiPMs, the quenching resistance is integrated within the epitaxial layer, increasing the density of cells. Reduced junction capacitance combined with a relatively low quenching resistance, leads to a fast recovery time. Additionally, the high geometric fill factor of these SiPMs allows for a wide dynamic range with high photon detection efficiency (PDE).





Status of the HW development

Readout board routing status May 25





Readout board routing status June 25

Completed Routing Design:

- ✓ Power control circuits
- ✓ FPGA peripheral connection
- ✓ SiPM bias voltage generator
- □ Clocks generator
- □ MCU peripheral connection

Pending routing tasks:FPGA TDC connectionsTDC loopback MUX connections

WR cross board synchronization test



- Two prototype readout boards are synchronized using a White Rabbit switch.
 - Proto #1 receives pulses from two channels.
 - Proto #2 receives pulses from a single channel.
- The intrinsic jitter of the **DG2040** generator is **5 ps**.
- The TDC channel's time resolution is **30 ps**.
- The time difference distributions (both cross-board and single-board) is 42 ps and match the TDC's resolution.



10000

108

110

112 114

116

120 x100ps FPGA TDC and calibration pulser clocks layout



